Effects of Transfer Gate Spill Back in Low Light High Performances CMOS Image Sensors

Photon Counting, Low Flux and High Dynamic Range Optoelectronic Detectors Workshop
Toulouse 17th November 2016

Julien Michelot, Alexis de Ipanema Moreira, Paul Monsinjon, Sophie Caranhac

Pyxalis, 170 rue de Chatagnon 38346 Moirans - France
Corresponding author: julien.michelot@pyxalis.com
Outline

• Conversion Factor Definition
• Extraction Method
• Unexplained Phenomenon
• Investigations
• Charge Partitioning
• Simulations
• Effects in Low Light CMOS Images Sensors
• VHIRST Impact on Mean-Variance plot
• VRST Impact on Mean-Variance plot
• Conclusions
Conversion Factor (CVF)

Two definitions of conversion factor (CVF) exist:

- **Native CVF**

  \[
  CVF_{nat} = \frac{dV_{SN}}{dQ_{SN}} \text{ in } \frac{\mu V}{e^-}
  \]

  Since 
  
  \[
  dQ_{SN} = C_{SN} \cdot dV_{SN} \rightarrow CVF_{nat} = \frac{1}{C_{SN}}
  \]

  Where:
  - \(V_{SN}\) Voltage on the sensing node (SN)
  - \(Q_{SN}\) Total amount of charges on the sensing node (SN)
  - \(C_{SN}\) Total sensing node capacity
  - \(C_{SN} = C_{CP} + C_{OTG} + C_{ORST} + C_j + C_g\)

  **Hypothesis:** \(C_{SN}\) does not vary with \(V_{SN}\) (almost true)

Native CVF measurement is a measurement of the SN capacitance
Conversion Factor (CVF)

- Column CVF

\[ CVF_{col} = \frac{dV_{col}}{dQ_{SN}} \text{ in } \frac{\mu V}{e^-} \]

Since \( V_{col} = \gamma \cdot V_{SN} \rightarrow CVF_{col} = \gamma \cdot CVF_{nat} = \frac{\gamma}{C_{SN}} \)

Where:

- \( V_{col} \) Voltage on the pixel column
- \( \gamma \) pixel gain (only valid for APS)

Hypothesis: \( \gamma \) does not vary with \( V_{SN} \) (almost true)

\( \gamma \) is in general not equal to one since source follower (SF) bulk is not connected to transistor source → would necessitate a well isolation inside pixel array

Classical 4T pixel architecture

Modified 4T pixel architecture for gain measurement (minor layout modifications)

Here \( \gamma \approx 0.9 \)

Effects of Transfer Gate Spill Back in Low Light High Performances CMOS Image Sensors
Most used method to extract CVF is Mean-Variance plot aka photon transfer curve method. 

\[
V_{col} = CVF \cdot Q_{SN} + V_{off}
\]
\[
\sigma_{col}^2 = CVF^2 \cdot \sigma_{SN}^2 + \sigma_{off}^2
\]

Since e- photo-generation is a Poisson process:

\[
\sigma_{e^-}^2 = N_{e^-}
\]

Thus \( CVF = \frac{d(\sigma_{col}^2-\sigma_{off}^2)}{d(V_{col}-V_{off})} \)

Where: \( V_{off} \) and \( \sigma_{off}^2 \) are the offset voltage and variance on the pixel column
\( Q_{SN} \) and \( \sigma_{SN}^2 \) are the charge and charge variance in the SN
\( V_{col} \) and \( \sigma_{col}^2 \) are the column voltage and variance on the pixel column

---

1 Bedabrata Pain and Bruce R. Hancock, "Accurate estimation of conversion gain and quantum efficiency in CMOS imagers", Proc. SPIE 5017, Sensors and Camera Systems for Scientific, Industrial, and Digital Photography Applications IV, 94 (May 14, 2003);
Typical Mean – Variance plots exhibit 2 regimes
- Linear response regime
- Saturation regime
CVF is measured in the linear response regime
According to EMVA 1288 standard, a linear full-well can be obtained from the maximum of Mean Variance plot (regime transition).
Unexplained Phenomenon

- Sometimes Mean-Variance plots show an unexplained phenomenon
  - Effects show up earlier when CVF is high
- A first possible explanation is the presence of two different pixel families
  - Different full-wells
  - Different CVF? (looks like curves are only shifted)
- Other observed effects are lack of linearity in the unexplained regime

Effects of Transfer Gate Spill Back in Low Light High Performances CMOS Image Sensors
Investigations

- CVF measurement was first performed on all pixels (assuming ergodicity)
  - First idea is to perform CVF measurements on individual pixels
- Further investigations (pixel CVF) show that
  - Pixel response looks quite uniform
  - CVF is evenly distributed (no outliers)
- Statistical effects?
  - What about transfer gate spill back (charge partitioning) ???

![CVF histogram](image)

![Uniform pixel response](image)
Charge partitioning

- Charge partitioning aka spill-back occurs in pinned photodiodes structures when charges are present under the transfer gate just before being turned OFF
  - Already undesirable known effect is image lag \(^3\)
  - Only occurs when \(E_{Fn} > -q \cdot V_{surf} \) (\(V_{SN} < V_{surf}\))
  - Depends on VHITG (transfer gate voltage when ON) \(^4\)
  - Depends on VRST (reset voltage of SN)
- Part of the charges present under the transfer gate will go back into the pinned photodiode (PPD)
  - Lack of charges in the SN

---


Since charge partitioning only occurs at a given sensing node voltage level (threshold), statistics may be impacted by this phenomenon:

- Spill back effect only occurs in a part of the measured pixels and modify the statistic (mean, variance).
- Once all pixels suffer from spill-back effect, mean-variance plot recovers its expected appearance (coherent with observations).
Simulations

- A Mean-Variance plot is drawn thanks to numerical simulations
  - Pixel data is generated according to a Poisson distribution (300000 points per mean value)
  - All data points that are above a threshold (equivalent to $V_{\text{surf}}$) are modified
  - An arbitrary signal is subtracted from the data point in order to emulate the charge loss due to spill back
Low Light CMOS images sensors need to have low noise

- When noise is limited by the in pixel source follower, one way to achieve low noise performances is to have a high CVF

This effect was observed on HDR pixel architectures

- Pixels have an in-pixel capacitor in order to switch pixel CVF.
- Spill-back effect was observed in high gain mode (low noise mode)
VHITG impact

- Thanks to CREAPYX test chip investigations on VHITG were possible
- VHITG is the voltage of the transfer gate (TG) when ON
- $V_{surf}$ is the channel potential (proportional to VHITG)
- When VHITG decreases spill-back effect occurs for higher signals
  - Thus pixel remains linear in a higher dynamic range
- A lower VHITG yields better pixel performances
VRST impact

- VRST is the reset voltage of the sensing node (SN)
- Higher VRST allows to push back spill-back effect to higher signal values
- For higher CVF values spill-back effect appears earlier
- Too high VRST values can produce an incorrect reset (soft reset)
  - The best tradeoff has to be found

Mean-Variance Plots vs VRST

Energy
PPD
TG (ON)
SN (after reset)

Potential

Effects of Transfer Gate Spill Back in Low Light High Performances CMOS Image Sensors
Conclusions

- When designing/characterizing low noise pixel architectures one often use high CVF values
  - Mean-variance plots may then exhibit strange behaviour
  - Also has an impact on pixel linearity

- Dedicated, flexible test chips (CREAPYX) are always good help to understand undesired phenomena

- This effect seems to be linked to already known spill-back effect
  - Simulations, VHITG and VRST impact seem to confirm this hypothesis

- VHITG and VRST are two good candidates to alleviate this effect

- Choosing a lower VHITG value, when possible (no lag), allows to push back this effect to higher signal values